Trevor Mudge

Trevor Mudge is a computer scientist, academic and researcher. He is the Bredt Family Chair of Computer Science and Engineering, and Professor of Electrical Engineering and Computer Science at the University of Michigan.

His research interests include computer systems design, low power computing, computer-aided design, parallel processing, and the impact of technology. Mudge has authored numerous publications. He also holds over forty United States Patents for his inventions in the field of Computer Science. In 2014 he received the ACM/IEEE CS Eckert-Mauchly Award—the computer architecture community’s most prestigious award—"for pioneering contributions to low-power computer architecture and its interaction with technology". He has been inducted into the MICRO Hall of fame, and ISCA Hall of Fame.

Mudge is a Life Fellow of the IEEE Computer Society, and a Fellow of the Association for Computing Machinery.

Education Mudge studied at the University of Reading and obtained a Bachelor's degree in Cybernetics, with a minor in Mathematics, in 1969. He then moved to the United States and enrolled in the University of Illinois Urbana-Champaign, where he earned his Master's degree and Doctoral degree in Computer Science in 1973 and 1977, respectively.

Research Mudge has worked extensively on computer architecture, with specific emphasis on computer systems design, computer-aided design, parallel processing, low power computing, and the impact of technology. His research has been characterized by the construction of prototypes as proof of concept.

Mudge and his colleagues developed the concept of runahead. He has shown the effectiveness of point-to-point crossbars for systems with less than a few hundred processors.

Mudge conducted a design study into a fully programmable architecture, SODA, to support software defined radio. An industrial prototype was constructed by the Arm Ltd. He and colleagues developed the first optimal clocking timing algorithms for latch based digital systems: the SMO algorithm.

Mudge was one of the first to propose that power be a primary microprocessor design constraint on a par with performance. In this connection, he and his colleagues developed “drowsy” caches.

In 2003, Mudge and his colleagues suggested a new approach to DVS, known as Razor, employed in dynamic detection and correction regarding circuit timing errors.

Mudge and his colleagues explored the idea of operating chips at near-threshold voltages to further reduce power consumption. They also built a proof-of-concept prototype 3-dimensional die stacking prototype, and a proof-of-concept prototype 64-core prototype, Centipede. He was an early advocate of 3-dimensional die stacking architecture to save energy.

Awards and honors 1995 - Fellow, Institute of Electrical and Electronics Engineers, “For contributions to the design and analysis of high-performance processors” 1996 - Heaviside Premium. Awarded by the Institution of Electrical Engineer for the best paper of the year: “A comparison of two common pipeline structures” (with M. Golden) 2003 - Bredt Family Chair of Engineering, the College of Engineering, University of Michigan 2007 - Microprocessor Report Analysts' Choice Award in the Innovation category, “RAZOR—Error-Tolerant Approach Supports Speculative Correctness” 2012 - Most Influential Paper Award over the past 10 years from International Conference on Computer-Aided Design’s Ten-Year Retrospective for “Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads” (with S. Martin, K. Flautner, and D. Blaauw) 2013 - Life Fellow, IEEE Computer Society 2014 - Eckert-Mauchly Award, ACM and IEEE Computer Society, “For pioneering contributions to low-power computer architecture and its interaction with technology” 2014 - Int. Conf. Supercomputing 35 most influential paper in the past 25 years for “Improving data cache performance by pre-executing instructions under a cache miss” (with J. Dundas) 2017 - Distinguished Achievement Award, University of Illinois Computer Science Department 2017 - Fellow, Association for Computing Machinery, “For contributions to power aware computer architecture” 2017 – Most Influential Paper Award over the past 15 years for “Drowsy Caches: Simple Techniques for Reducing Leakage Power”, a paper with the most impact over the past 15 years from the ISCA proceedings (with K. Flautner, N. Kim, S. Martin, and D. Blaauw) 2018 - Most Impactful Paper—25 years Award, International Conference on High-Performance Computing